Abstract-In ACmC converters for on-board chargers, the DC-link capacitor on the output side in a power factor correction (PFC) converter uses aluminum electrolytic capacitors in order to obtain a large capacitance with low voltage ripple and small size. Therefore, it is necessary to reduce the capacitance when using film capacitors without increasing the size of the converter in order to realize a capacitor with a long lifetime. This paper describes a control strategy for the ACmC converter with a reduced DC-link capacitance. This strategy is based on the instantaneous power balance of a PFC converter and a DCmC converter and controls the AC-side input current without being affected by the large ripple voltage of twice the utility line frequency owing to the reduction in the capacitance. The simulation and experimental results are presented to validate the proposed strategy, and it is confirmed that it is possible to reduce the DC-link capacitance to one-fifth when compared with the conventional ACmC converter without additional circuits.
I. I NTRODUCTION
In the automotive industry, vehicles with a combustion engine have been converted into electric vehicles (EVs) or plug-in hybrid vehicles (PHVs) with a large-capacity battery [1] . As for the battery charger for EV sIPHV s, a DC quick charger and an on-board charger are used on the market. The on-board charger charges the battery from a utility line at home, as shown in Fig. I . The charger requires both small volume and a lifetime of more than 50,000 h because it is installed in the limited space of the EV s and used to charge for 8 h per day. Fig. 2 shows the circuit configuration of the on-board charger. The charger consists of a power factor correction (PFC) converter and an isolated DC/DC converter. DC link capacitors for suppressing the output voltage ripple of the PFC converter is connected on the DC-link which is the output side of the PFC converter. Aluminum electrolytic capacitors are used for the capacitors in order to obtain a large capacitance with low cost and small size [2]", [4] . However, it is difficult to achieve the required lifetime of more than 50,000 h because the lifetime of 978-1-4799-2705-0/14/$31.00 ©2014 IEEE
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To kyo, Japan kj-wada@tmu.ac.jp these capacitors is set to less than 8,000 h in the higher temperature environment of the EV s as compared with the industrial equipment. Therefore, it is necessary to use film capacitors for the DC-link capacitors to achieve these requirements. Generally, the film capacitors have a long lifetime; however, their size is larger than that of the aluminum electrolytic capacitors for the same capacitance and the voltage rating. In order to achieve small size when using film capacitors, it is necessary to reduce the capacitance as small as one-fifth compared with the conventional PFC converter.
During charging of the battery, the input current of the AC/DC converter is controlled to be a sinusoidal wave form in phase with input voltage by the PFC converter for a high power factor in order to satisfy regulations (IEC61000-3-2). Therefore, the frequency of the ripple in the input power waveform is twice the line frequency. On the other hand, the output power is controlled to be a constant power for charging the battery. Therefore, an energy buffer absorbing the power ripple between the input and output is required. In general, the function of the buffer is achieved by charging/discharging the DC link capacitors at twice the line frequency. Therefore, the DC-link voltage also contains the ripple of twice the line frequency. In the case of decreasing the DC link capacitance, twice the line frequency ripple of the DC-link voltage is increased. In this case, an increase in twice the line frequency ripple voltage affects the input current distortion, because the DC-link voltage is used for controlling the input current [5] .
In order to avoid the influence of the ripple voltage, a control strategy has been proposed for compensating the voltage ripples [6] ", [8] . However, the error in manufac turing and deterioration and the approximate calculation cause a reduction in the calculation accuracy, and this distorts the input current. A compensation method for the ripple voltage using additional circuits has been proposed [9] ", [ 12] , and it is possible to suppress the voltage ripple to almost zero. However, additional circuits increases the total loss and size of the converters for an on-board charger of more than 3 kW for residential application.
The purpose of this paper is to reduce the DC-link Table. I shows the specifications of the circuit. VsIs sin wt
where Vs means the peak value of the input voltage, Is is the peak value of the input current, and w is the utility line angular frequency. As can be observed from (1), the frequency of the ripple in the input power is twice the line frequency. The output power of the on-board charger is controlled to be a constant value for charging the battery, and the output power Pout is expressed as follow: (2) where V o is the output DC voltage and 10 is the output DC current. In order to absorb the power ripple as twice the line frequency, the instantaneous charge/discharge power P c of the DC-link capacitors is required as in (3), and the energy power ripple of the capacitor We is obtained by (4) from (3), because We equal to the charging electric charge of the capacitors in half cycle of the power ripple.
P c Pin -Pout
As can be observed from (3), the DC-link capacitors charge/discharge the power at twice the line frequency. Therefore, a voltage that contains ripple of twice the line frequency appears at the DC-link part. Moreover, the
We is obtained from the relationship between the electric power and the voltage of the capacitor as (5) where Vdcmax is the allowed maximum voltage, and Vdcm in is the allowed minimum voltage of the DC-link part in the steady state and they are determined by the voltage rating of the capacitors and power devices. The DC-link capacitance Cde is calculated by (6) from (4) 
2P out (
According to (6) , DC-link capacitance is determined from the relationship between the output power, utility line angular frequency, and the allowed maximum and minimum voltage of the DC-link part. For reducing the DC-link capacitance, it is necessary to increase Vdcmax or to increase the difference between Vdcmax and Vdcm in by increasing the ripple voltage of the DC-link part. In the current control, the input current reference iLrej is generated by multiplying hrej and the absolute sine 
The power factor of the PFC converter can be controlled to 1.0 because the modulation factor of the PWM control is controlled such that the input current iL follows iLrej by the PI controller.
As discussed in section II-B, it is necessary to increase twice the line frequency ripple voltage of the DC-link part to reduce the DC-link capacitance. In the case of increasing the ripple voltage, twice the line frequency ripple appears at the error voltage signal 6.vdc which is shown Fig. 6 . Therefore, the input current amplitude reference hrej contains twice the line frequency ripple component and the input current reference iLrej is a distorted sinusoidal waveform including a harmonic as shown Fig. 7 . The input current is a distortion waveform because the input current i L is controlled by the distorted current reference. In order to avoid distortion from the DC-link ripple voltage, the response frequency of the voltage control needs to be set sufficiently lower than twice the line frequency. In the case of connecting the utility line, the response frequency is set to less than 10 Hz.
However, the variation of the DC-link voltage at the time of the load change is wider when using the small-capacitance DC-link capacitors and the slow control response. As a result, the voltage rating of the power devices should be increased. Therefore, it is difficult to reduce the capacitance in the conventional control owing to the issues of the input current distortion and the voltage variation during the load change.
III. P ROPOSED C ONTROL S TRATEGY BASED ON THE I NSTANTANEOUS P OWER B AL ANCE

A. Principle of the Control
When the input current power factor is set to 1.0 by the PFC converter and the output-voltage and -current are controlled to be a constant value by the DCIDC converter in the steady state, the instantaneous power balance on both the input and the output sides is expressed as follows from (1)(2):
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When the input power is controlled to satisfy (9), the input current can be controlled unity power factor.
B. Control Strategy of Instantaneous Power Balance
The propose control realizes a high power factor by controlling the duty ratio to satisfy the equation (9) Even though the DC-link capacitance is decreased and the DC-link ripple voltage is increased, the output power of the converter can be controlled to a constant value by the DC/DC converter. Therefore, the input power reference Pinref ( = Pout (1 -cos 2wt) contains few distortion component regardless of the ripple voltage as shown Fig. 9 . Thus, the proposed strategy based on the instantaneous power balance can also control the input current to a high power factor in the case of reducing the DC-link capacitance. 
7 , � 7 , """ . Moreover, the instantaneous input power reference is changed instantaneously to match the output power at the time of load change because the reference is generated from the output power calculated the output voltage and -current. Therefore, the input power in the proposed method is controlled to the an appropriate value at faster response, and the buffering energy of the DC-link capacitors is small at the time of load change. Thus, the proposed method can reduce the voltage variation at load change even when using a smaller DC-link capacitance when compared with the conventional control method.
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IV. E XPERIMENTAL R ESULTS
A. Design Method of the DC-Link Capacitances
As discussed in section II-B, the DC-link capacitance is determined by the output power, the utility line angular frequency and the maximum-and minimum-DC-Iink volt voltage than the rectified input voltage. In this experiment,
Vdcmax is determined to be 500 V when using switching devices of the 600 V class, and Vdcm in is detennined to be 400 V because of the margin from the maximum peak of the input voltage, as summarized in Table I . For these parameters, a DC-link capacitance of 220 uF is required from (6) . Therefore, small-capacitance capacitors such as film capacitors can be used instead of the aluminum electrolytic capacitors. Under these conditions, the DC link ripple voltage is from 400 V to 500 V, and its average value is 452 V.
B. Simulation Results
The operation of the proposed control is demonstrated by the simulation. Table. II shows the simulation parame ters. Fig. 10 shows the simulated waveforms with the DC link capacitors of 1000 uF or 220 uF by the conventional control, respectively. Fig. 11 shows the simulated wave form with that of 220 uF by the proposed control. As can be observed from Fig. 1 O(b) , the input current waveform with 220 uF is the distortion waveform, and its power factor is 0.87 for the conventional control. In contrast, as can be observed from Fig. 11 , the input current can be controlled to be a sinusoidal waveform without distortion in the condition of large DC-link Voltage ripple, and its power factor is 0.99 for the proposed control. Fig. 12 shows the effects on the third-harmonic current when changing the DC-link capacitance. In the case of decreas ing the DC-link capacitance, the third-harmonic current is increased, and it is close to the regulated limits of the hannonic current (IEC61000-3-2) for the conventional control. In contrast, the third-harmonic current is almost unchanged, and it is much lower than the regulated limits for the proposed control. Fig. 13 shows the simulated transient responses at the load change by the conventional control and the proposed control. The output load is changed from 3 kW to 1.5 kW. As can be observed from Fig. 13 , the input current is controlled at a faster response by the proposed control in comparison with the conventional control. Therefore, the surge voltage of the DC-link is greter than 100 V in the conventional control, whereas it is approximately 10 V or less in the proposed control.
C. Experimental Results
In order to verify the proposed control strategy, a prototype converter of 1 kW has been tested. The exper imental parameters are as follows. The input AC voltage is set to 100 V, and the output power is 1 kW. Moreover, the ripple of the DC-link voltage is set to 100 V as same 
Time as the simulation, and the DC-link voltage ripple is set to between 270 V and 370 V. The capacitance of the DC link capacitors is set to 120 uF, and the other parameters are the same as those in simulation conditions. Fig. 14 shows the experimental waveforms of the current and voltage by the proposed control. The input current is a sinusoidal wavefonn without distortion, and its power factor can be controlled 0.99. Fig. 15 shows the spectrum of the input current harmonic. As a result, the input current harmonic is much lower than the regulated limits of the hannonic current (IEC61 000-3-2), and the the influence to the input current distortion by twice the line frequency ripple of the DC-link voltage. Therefore, it is possible to achieve low input current distortion in the case of a large DC-link voltage ripple owing to reduction in the capacitance. The validity of the proposed strategy is confirmed by the simulation and experimental results. The third-harmonic current is improved to one-eighth as compared with the conventional control when using a DC link capacitor of only 220 uF, which is approximately one-fifth of DC-link capacitance when compared with conventional on-board chargers. Thus, it is possible to use film capacitors of small capacitance instead of aluminum electrolytic capacitors and to realize an on-board charger with a long lifetime.
In this work, the reduction of the DC-link capacitance is limited four-fifth by the voltage rating of the power devices and the allowed ripple current of the capacitors. However, the proposed control also operates with one tenth of the capacitance by using ideal devices and increasing the DC-link voltage ripple larger in the simu lations. In the future, as improvements in the capacitors and power devices progress, the proposed control will be effective in reducing the DC-link capacitance.
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